Skip to content
@oscc-ip

OSCC IP Project

Develop and maintain IP Projects under OSCC (Open Source Chip Community).

OSCC IP: A series of Verified HDL IP with Accurate-cycle and Event-driven Model

Hi, OSCC IP Project 👋

OSCC IP Project contains a bundle of IPs which aim to improve development experience of processor and SoC design. Now it mainly focus on frontend and verification field. We hope it can be integrated by other components to build a common workflow for agile hardware development from frontend to backend one day.

Contribution

If you want to contribute to this project, be sure to review the guidelines. This is an open project and contributions and collaborations are always welcome!! This project adheres to OSCC IP's code_of_conduct. By participating, you are expected to uphold this code.

we use GitHub issues for tracking requests and bugs, so please direct specific questions to issues panel.

The OSCC IP project strives to abide by generally accepted best practices in open-source software development, you can issue bugs, pull requests, new features and modification suggestions freely. Your feedbacks could help us ensure a bright future for this project. We value and treasure every issue or contribution, big or small. 😄

License

All of the IPs codes are redistributed or released under the OSI Approved LICENSE MulanPSL2.

Pinned Loading

  1. sdram sdram Public

    An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different manufacturers and models through parameter configuration.

    Scala 22 3

Repositories

Showing 5 of 5 repositories
  • artifact Public archive

    A repository provides build artifacts for various open-source EDA tools.

    oscc-ip/artifact's past year of commit activity
    2 0 0 0 Updated Apr 14, 2026
  • .github Public

    The README of organization.

    oscc-ip/.github's past year of commit activity
    1 GPL-3.0 0 0 0 Updated Jul 9, 2025
  • sdram Public

    An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different manufacturers and models through parameter configuration.

    oscc-ip/sdram's past year of commit activity
    Scala 22 3 0 1 Updated May 12, 2025
  • cl2-chisel Public

    The chisel version of CL2 (low power mcu) core.

    oscc-ip/cl2-chisel's past year of commit activity
    Scala 1 0 0 0 Updated Jan 8, 2025
  • cl2 Public

    The systemverilog version of CL2 (low power mcu) core.

    oscc-ip/cl2's past year of commit activity
    SystemVerilog 1 MulanPSL-2.0 0 0 0 Updated Jan 8, 2025

Top languages

Loading…

Most used topics

Loading…