-
Notifications
You must be signed in to change notification settings - Fork 14
All issues
Issue creation is restricted in this repository
Issues
is:issue state:open
is:issue state:open
Search results
- Status: Open.#653 In llvm/eudsl;
- Status: Open.#651 In llvm/eudsl;
- Status: Open.#645 In llvm/eudsl;
[eudsl-llvmpy] Add an MCP server (persistent LLVM Python REPL), modeled on mlir-python-mcp
enhancementNew feature or requestNew feature or requestStatus: Open.#616 In llvm/eudsl;- Status: Open.#615 In llvm/eudsl;
- Status: Open.#614 In llvm/eudsl;
[eudsl-llvmpy] Python-driven register allocators and instruction schedulers (MIR codegen)
enhancementNew feature or requestNew feature or requestStatus: Open.#600 In llvm/eudsl;[design] Lowering hand-built generic MIR (Route A) blocked by GlobalISel/SelectionDAG entry-point tension
enhancementNew feature or requestNew feature or requestquestionFurther information is requestedFurther information is requestedStatus: Open.#594 In llvm/eudsl;[TODO] MIR stack: deferred review items (#579–#591)
enhancementNew feature or requestNew feature or requestStatus: Open.#593 In llvm/eudsl;[TODO] migrate
ArithValueto usecmpenums themselves instead of strings.enhancementNew feature or requestNew feature or requestgood first issueGood for newcomersGood for newcomersStatus: Open.#230 In llvm/eudsl;