case pattern syntax

[dingzex]

7'h10 to 7'h1F: reg_locked = lk_reg[1];

It uses the case pattern syntax of SystemVerilog (7'h10 to 7'h1F), which is a new feature introduced in IEEE 1800-2017 and is not part of traditional Verilog syntax.